

Bits represented:

1 1 0 0 1 0

Signal transmitted:



Fig. 1a

Bits represented:

1 1 0 0 1 0

Signal transmitted:




Fig. 1b

Bits represented:

1 1 0 0 1 0

Signal transmitted:




Fig. 1c

Bits represented:

1 1 0 0 1 0

Signal transmitted:




Fig. 2

09750138 041304

09760138.01301




Fig. 3

0000000000000000000000000000000000

J2 PIN DESCRIPTIONS

0.345

1.255

6.692

0.345

1.600

note: all headers are 0.1 inch spacing

J2

pin 1 (250.2395)

J1

pin 1 (60.70)

bottom right corner
is the (0,0) ref point

Fig. 4a

Pin	Signal	Type	Description
1	CTS	Output	Clear to send Flow control
2	PwrDn	Input	Power Down
3	RX	Output	Receive Data
4	TX	Input	Transmit Data
5	NC	-	Reserved
6	*Reset	Input	Reset radio (assert low to reset)
7-9	NC	-	Reserved
10	Vcc	Input	5 VDC, +/-0.3V
11	Gnd	-	Signal and chassis ground




Fig. 4b

09760138-01301

09760138 011301
FOET0" 82T09260

Pin	Signal	Type	Description
1	CTS	Output	Clear to send flow control
2	NC		Reserved
3	RX	Output	Received Data
4	TX	Input	Data to transmit
5	NC		Reserved
6	*RESET	Input	Reset (assert low to reset radio)
7	NC		Reserved
8	NC		Reserved
9	NC		Reserved
10	VCC	Input	+5 VDC +/-0.3V (200mA)
11	GND		Signal and chassis ground





Fig. 4c


Fig. 5a



070601301

Fig. 5b

FOETD-8EFO9460






Fig. 5d

